

FIG. 1
(PRIOR ART)




FIG. 2A (PRIOR ART)




FIG. 2B (PRIOR ART)




FIG. 3

first LPC bus

LFRAME1

LAD1[3:0]

active device

second LPC bus

LFRAME2

LAD2[3:0]

active device

FIG. 5




FIG. 6




FIG. 7




FIG. 8